A token ring is an arrangement of n processors that take turns engaging in an activity which must be controlled. A token confers the right to engage in the controlled activity. Processors communicate with neighbors in the ring to obtain and release a token. The communication mechanism investigated in this paper is the safe register abstraction, which may arbitrarily corrupt a value that a processor reads when the operation reading a register is concurrent with an write operation on that register by a neighboring processor. The main results are simple protocols for quasi-atomic communication, constructed from safe registers. A quasi-atomic register behaves atomically except that a special ⊥ value may be returned in the case of concurrent read and write operations. Under certain conditions that constrain the number of writes and registers, quasi-atomic protocols are adequate substitutes for atomic protocols. The paper demonstrates how quasi-atomic protocols can be used to implement a self-stabilizing token ring, either by using two safe registers between neighboring processors or by using O(lg n) safe registers between neighbors, which lowers read complexity.
particularly when failures are considered. The model of shared objects with prescribed operations captures the essence of persistent communication between asynchronous processes.
The most primitive type of shared object is a register with only two operations, read and write.
Emerging large scale platforms, notably multicore architectures and cloud computing facilities, motivate relaxed consistency operations, nonblocking semantics, and speculative or probabilistic approaches. Register abstractions are of potential interest for two reasons: first, registers are wait-free operations which are meaningful at both low-level (machine architecture) and high-level design (manipulating key-value pairs); second, the literature on registers has explored numerous models of concurrency restriction and degraded semantics, finding constructions that overcome deficiencies of unreliable read operations.
Register properties can be axiomatized [9, 5, 6] , with several choices for behavior during concurrent operations; different choices lead to stronger or weaker register types. The strongest type is an atomic register, and the weakest type is a safe register. Atomic registers are most useful for applications, because they simplify reasoning in the face of concurrent execution. Safe registers are most convenient for implementors, because they have minimal requirements on behavior under concurrent execution. A significant literature of protocols and constructions explores how atomic behavior can be derived from safe registers or other shared objects with weak semantics. Such constructions are typically complex, from a resource standpoint (many low-level registers needed to implement a higher-level atomic one) or from a verification standpoint.
Contributions. Protocols presented in this paper show how a self-stabilizing token ring can be implemented using safe registers, which are the weakest type in Lamport's register hierarchy [5, 6] . Previous work showed that regular and safe registers suffice for communication in a self-stabilizing token ring [14] ; the contributions of the new protocols are an improved validation framework and a construction that uses two safe registers rather than O(lg n) safe registers between neighbors. The safe register protocols for read and write operations are simple, thanks to the closed-loop nature of the stabilizing token ring, which inherently limits concurrency. One may question whether exploiting a concurrency-limiting property is interesting, since the point of wait-free operations is to allow unrestricted concurrency. In fact, many high-level tasks have some sequential or concurrency-limiting properties, and it is sensible to exploit such properties if they simplify lower-level design. Moreover, retaining wait-free behavior of low-level operations can benefit implementation designs (which might use speculation, caching, and other ideas) even when higher-level tasks are sequential.
Organization. Section 2 briefly reviews terminology for register abstractions and the token ring, and Section 3 casts self-stabilizing token passing in terms of atomic registers. Then Section 4 introduces quasi-atomicity and a protocol implementing quasi-atomic operations using safe registers (subsection 4.1). Two following sections, 5 and 6, present self-stabilizing adaptations of the token ring using the quasi-atomic constructions. Discussion wraps up the paper in Section 7.
Preliminaries
This section informally reviews terminology of registers, constructions from registers, and a self-stabilizing token ring protocol. An atomic register is a shared object with two methods, read and write. The time between invocation of a register method and its response can be arbitrary in duration, which allows for interleaving of steps from different processors in an execution. Two operations are considered to be concurrent if the invocation of one occurs in the interval between invocation and response of the other. Formal verification of protocols consists of mapping an interleaved execution to a linearized history of processor steps and register operations in such that each invocation of a register method is immediately followed by its response in the history; the verification arguments in this paper are informal, reasoning at the level of operation properties rather than constructing linearized mappings. Additional nomenclature is given in Section 4 for reasoning about operation intervals. In executions without concurrent register operations, behavior of read is unambiguous: the response to any read is the value most recently written to that register.
To describe atomic behavior operationally, consider a write invocation W(x) on a register R which contains the value y prior to W(x), where x = y. Value y is called the old value, and x is the new value. A register is atomic if any read not concurrent with a write responds with the most recently written value, and read operations concurrent with a write responds with either y or x, subject to the constraint that once a read returns x, any subsequent read also returns x.
A regular register weakens atomicity somewhat: a read concurrent with a write may return the old or new value arbitrarily. A safe register weakens atomicity further, only guaranteeing that a read concurrent with a write returns some value in the domain of the register (binary, m-bit integer, or whatever the capacity is given for the register). It is perhaps surprising that safe registers could be useful, until one sees that the definitions of regular and safe collapse for the case of a single-bit register, provided that is only written when the current value needs to be changed. One way to specify an atomic register is add a constraint to a regular register:
an atomic register is a regular register without new-old inversion, that is, the old value is not returned once the new value has been returned in a sequence of read operations concurrent with a write.
Register properties become more complex when many processors read and write the same register. The notation mWnR indicates that m processors, called writers, and n processors, called readers, may concurrently have operations on the same register. For the token ring protocols in this paper, communication is confined to a ring in which each processor only shares registers with neighbors in the ring; moreover, communication is unidirectional, because a token is consistently passed from each processor to only one other. The type of register could be 1W1R, except that self-stabilization invalidates the assumption that a writer's internal state correctly estimates the value of the register to be written-such an assumption is important to avoid writing except when needed to change a value. Therefore, the protocols use 1W2R registers, so that the processor writing can also read that register.
Dij using Registers
The vehicle for demonstrating quasi-atomic registers is a self-stabilizing token ring protocol [1, 2] . This protocol is a simple construction that depends on atomic communication for the self-stabilization property. The protocol was originally expressed as a ring of processes communicating through shared state variables; subsequent work adapted the protocol to a register model of communication [13] 1 . A register-based adaptation of this famous protocol is shown in Figure 1 . We call this the Dij protocol in the remainder of the paper. The token abstraction is embodied by conditions on lines 5 and 8, which allow a processor to execute a "critical section" representing some activity to be controlled, like mutual exclusion.
Terms p i⊖1 and p i⊕1 denote the previous and next processors, with respect to p i , in the ring. The registers are supposed to be atomic. Variables x, y, and the registers may have arbitrary initial values, however the domain of all variables and registers is confined to the set { i | 0 ≤ i < K}, where K is some given constant satisfying K > 2n. The proof of self-stabilization for Dij is typically shown by defining a subset of the state-space of the ring of processors called the legitimate set, showing that this set is closed under execution (each successor of a legitimate state is legitimate), and that it satisfies safety and liveness properties (the token perpetually advances in the ring, and there is always a single token). Convergence from an arbitrary initial state consists of showing (by contradiction) the absence of deadlock, e.g. that p 0 must infinitely often execute line 9, and that eventually the assignment on line 9 obtains a value different from that in any other variable or register throughout the ring.
We suppose in the sequel that the reader is familiar with stabilization arguments [12, 13] for Dij, and confine our task to replacing the atomic registers used in Figure 1 by constructions using safe registers. This paper does not attempt to settle fundamental questions about possibility or impossibility of token circulation using safe registers; for instance, we do not explore the space of algorithms that communicate bidirectionally between neighbors in the ring, nor do we investigate probabilistic register constructions. Rather, we take the Dij protocol as the given structure to implement, and consider how it can be adapted to safe register communication.
Transforming Dij from its original shared state model to using atomic link registers is straightforward, and using regular registers instead of atomic ones isn't a challenging problem.
Safe registers, however, require more interesting protocols because these registers have weak concurrency properties. The only guarantee by a safe register is that a read not concurrent with a write will return the most recently written value. A read concurrent with a write can return any value in the register's domain, even if the value being written is already equal to what the register contains. Two of the difficulties in constructing a transformation are neatly summarized in the following conjectures.
Conjecture 3.1 Algorithm Dij cannot be implemented using only one safe register between p i and p i⊕1 .
The intuition for this conjecture is that a processor with only one safe register must write to that register in some case, and the reader can have unboundedly many reads concurrent with such a write operation, each resulting in an arbitrary value. Conjecture 3.2 Algorithm Dij cannot be implemented using only 1W1R safe registers between p i and p i⊕1 .
The intuition for this second conjecture is that a processor cannot ascertain the value of its output register, and therefore must continually rewrite it, but doing so admits the possibility of having every register read being concurrent with a write, which would defy progress.
If conjecture 3.1 holds, then any transformation will have p i write more than one register that p i⊕1 reads. Section 5 provides a transformation using two registers for each processor in the ring, which would be optimal if the conjecture holds. If conjecture 3.2 holds, then any transformation will allow that the writers of registers can also read the values of the registers they write: these safe registers are 1W2R registers. Since no processor can read and write the same register concurrently, any read by p i of its own output register is trivially atomic.
Quasi-Atomic Registers
To the standard terminology mentioned in previous sections, a variation of the atomicity property is used in protocols of later sections. Quasi-atomic behavior differs from atomic behavior only in that a read operation may return the exception value ⊥, indicating a "busy" condition where the reader should retry the operation. Similarly, let a quasi-regular register differ only from a regular register by allowing a read to respond with ⊥. In the absence of concurrency, the special ⊥ value is not returned by a read.
Reasoning about nonatomic register operations is often explained with diagrams and ordering relations. Diagrams illustrate how register operations have duration, and how the time intervals of the operations are related. Figure 2 shows a typical case of two consecutive write operations, W and W ′ , both due to some processor p writing to the same register, and two consecutive read operations, R and R ′ , of that register by another processor p ′ . The figure shows that W ends before R ′ begins; thus W precedes R ′ , written W ≺ R ′ . We write W R if W starts before R starts: either W ≺ R or the two operations are concurrent. In the case of Figure 2 , W R and R W ′ . Protocols for high-level operations usually include numerous register operations by each processor. For instance, the two write operations of processor p in Figure 2 could be due to some higher-level procedure call, which has a duration spanning the intervals of W and W ′ . The interval from the start of W to the end of W ′ is said to contain the interval of R, because W begins before R and W ′ ends after R ends. 
Duplicate Writes and k-Scan Reads
We propose here a protocol that, under certain conditions, transforms safe registers to quasiatomic behavior for communication from p i to p i⊕1 . The proposed protocol consists of an AWrite procedure invoked by p i and an ARead(k ) procedure invoked by p i⊕1 . Figure 3 shows the two procedures, which use a pair of 1W2R registers between p i and p i⊕1 . An AWrite(val)
invocation writes val to registers R a and R b , but only if these registers do not already both contain val. An ARead(k ) invocation reads both of these registers k times in succession, returning ⊥ if not all of the read operations yield the same value, and otherwise returning the (unanimous) value from the registers. On one hand, value ⊥ indicates a reading failure, that is, ⊥ is returned when it is known that ARead(k ) could not return a value with atomic read semantics. On the other hand, when ARead(k ) does not return ⊥ we cannot be sure that the returned value is an atomic read of the latest value from an AWrite operation. The following lemma finds a condition for which ARead(k ) is quasi-atomic. for i = 1 to k: To disambiguate AWrite invocations that may have the same val argument (see Figure   3 ), we assume that each AWrite is invoked to write a value distinct from all other (at most k −2) AWrite invocations. Giving each AWrite a different input value from the previous AWrite presents a worst case execution with regard to the number of low-level writes. At the end of the proof, we examine cases where this assumption does not hold.
Consider a single write operation to a safe register and a possibly concurrent read operation on that register. Three possibilities are (i ) the read returns the old value of the register (that is, the value that the register holds prior to the write), (ii ) the new value of the register (that is, the register's value after the write is complete), or (iii ) an arbitrary value returned because the read operation is concurrent with the write operation. A sequence of (k − 1)
AWrite invocations produces a sequence of writes to R a and R b registers, which we denote as
For cases (i )-(iii ) the values of the register are of concern. Instead of looking at the sequence of write operations, we therefore examine the sequence
which distinguishes all possible situations that read operations on registers R a and R b may encounter during an execution. Term u 1 represents the situation where no writing has begun. 
The sequence of read operations (3) is related to sequence (2) . A convenient portrayal of this relation is the following graph. First, let the terms of (3) be one set of vertices, and the terms of (2) are another set of vertices. The relation is given by adding edges between these two sets to form a bipartite graph induced by values returned from read operations. For example, if R 2 a is concurrent with a write operation in the execution and returns a value different from R a 's initial content and different from any val previously written to R a , then there is an edge between R 2 a and some w j a vertex. If instead R 2 a reads the value between w 1 a 's completion and w 2 a starting, there is an edge between R 2 a and one of {v 1 , w 1 b , u 2 }. We say that an R-vertex maps to a v, w, or u vertex according to the constructed graph. In addition to edges between vertices of (3) and (2), let edges also be added to the graph between successive items in each respective sequence: (u 1 , w 1 a ), (w 1 a , v 1 ), . . . , are edges; and (
. . , are edges. The resulting graph is planar: the edges mapping R-vertices to vertices from (2) do not cross (cases (a)-(d) below explain this point).
With aid of the bipartite graph between reads and writer situations, we return the proof of the lemma, which is an implication, proved here by contradiction. A refutation of the lemma supposes an ARead(k ) returns an arbitrary non-⊥ value, that is, a value that does not correspond to any of
points where R a = R b , and ARead(k ) would return ⊥, giving a contradiction. It follows that every safe-register read operation returns the same arbitrary value x, different from the value corresponding to any of { v i | 1 ≤ i < k}. Therefore each term of the form R j a maps to a vertex in { w i a | 1 ≤ i < k}, and each term of the form R j b maps to a vertex in (c) For R j a and R ℓ a , ℓ > j, with R j a mapping to w m a and R ℓ a mapping to w n a , the sequential ordering of the read operations implies n ≥ m (a similar observation holds for R b operations).
(d) Observation (c) can be strengthened to n > m, because between any two read operations on R a there is a read operation on R b , and observations (a) and (b) constrain the mapping targets to be distinct.
By induction, for any h > j, R h a maps to a vertex distinct from the vertices that R j a and R j b map to. Since the number of R vertices is 2k and the number of w vertices is 2(k − 1), the distinctness constraint mapping R vertices to w vertices implies a contradiction. This contradiction shows that any ARead(k ) returns a value that is either the initial value of the R-registers or a value that was written by some AWrite operation preceding the ARead(k ) or concurrent with the ARead(k ) operation. If the value is due to an AWrite preceding the ARead(k ), then it must be the last such AWrite, because safe registers return the most recently written value in the absence of concurrency. Therefore, the protocol is quasi-regular.
Proof of quasi-atomicity consists of showing that ordered ARead(k ) invocations do not exhibit new-old inversion. Suppose that the sequence of arguments to the (k − 1) AWrite operations is x 1 , x 2 , . . . , x k−1 (let x 0 be the initial value of R a and R b ). Consider two ARead(k ) invocations A, A ′ , such that A ′ occurs after A, both with non-⊥ responses, and A ′ returns x i while A returns x j . New-old inversion occurs if j < i. However, j < i contradicts planarity of the graph. Two constants need to be set for the protocol, φ and K. It is sufficient that K > 2n, using standard verification arguments about Dij. Below, we derive a constraint for φ to ensure that AWrite and ARead(φ) invocations behave quasi-atomically (a safety property), and later show that any sequence of ARead(φ) invocations returning ⊥ is bounded (a progress property). For the following lemma, an AWrite(x) invocation is called effective in case x differs from the value of the output registers; an ineffective write merely reads the output registers, finding they already contain x, and returns.
Lemma 5.1 In any execution of the protocol of Figure 4 with φ > 2n, no invocation of ARead(φ) has a contaminated response.
Proof:
The lemma is shown by contradiction, assuming that in some execution E there is an ARead(φ) by processor p i returning a contaminated value. The contradiction is demonstrated by deducing that the contaminated ARead(φ) at p i is concurrent with an AWrite invocation, also at p i (which is impossible because no processor concurrently invokes both ARead and AWrite).
To set up the contradiction, we consider the first contaminated ARead(φ) in E, occurring at processor p i , and apply Lemma 4.1 to infer that processor p i⊖1 invoked at least φ effective AWrites, so that each of the ARead(φ)'s register operations was concurrent with a corresponding write by p i⊖1 . Figure 5 depicts the situation, where the vertical dotted lines indicate concurrent read and write operations; for instance, r 1 a and w 1 a are concurrent. The figure labels p i⊖1 's write operations w 1 a , w 1 b , and so on, however it may be that w i a and w i b do not belong to the same AWrite. The figure is thus unlike the labeling of (2), because the labeling w 1 a , w 1 b , w 2 a , . . . , w φ b comprise a subsequence of low-level register writes selected for the counterexample, to be concurrent with read operations. There could, in fact, be numerous effective AWrite operations between w i b and w i+1 a . The figure also shows some ARead invocations by p i⊖1 , labeled as R 1 , . . . , R φ−1 . This follows from the logic of the protocol in Figure 4 A next step in the proof is a deduction about AWrite and ARead invocations at p i⊖2 , many of which are concurrent with the scenario of Figure 5 ; a similar deduction can establish concurrency with AWrite and ARead invocations at p i⊖3 ; more generally, there is a chain of deductions about concurrency of operations. To construct this chain of deductions, we depict the scenario between p i⊖t and p i⊖(t+1) in Figure 6 . Figure 6 : situation for p i⊖t and p i⊖(t+1)
In Figure 6 , processor p i⊖t 's first ARead, labeled R 1 , is presumed to be a reading of the initial registers before p i⊖(t+1) has written them: we suppose this to obtain the worst case Observation 5.1 Containment properties accompanying the definitions of ≺ and relations enable the following assertion: an interval from some point in R 2 through some point in R φ−t contains the interval beginning from the end of W 2 through the start of W φ−(t+1) , which contains the interval of p i−(t+1) from R 2 through R φ−(t+2) .
Let I t denote the interval from R 2 through R φ−t . Interval I t+1 thus goes Observation 5.1 can be restated as: interval I t contains I t+1 . By transitivity and a simple induction, interval I 1 contains I t for 2 ≤ t < φ/2 (each step of the induction decreases the number of terms by 2).
Therefore, if φ ≥ 2n, we deduce that I 1 contains I n , which is an interval of p i⊖n = p i . That Figure 4 remains constant for each p i , throughout the execution. Thus no AWrite operation is effective, and no registers are written throughout the execution. Thereafter, every ARead(φ) encounters no concurrent AWrite; but this implies all low-level reads by any p i obtain the same value, which contradicts the assumed return of ⊥ shown in Figure 3 . Now, again by contradiction, we show that no particular p i 's ARead operations continually return ⊥. If p i forever returns ⊥, then eventually p i⊕1 has no effective AWrite operations;
by induction going around the ring, it follows that p i⊖1 eventually has no effective AWrite operations. This contradicts conditions of returning ⊥ in Figure 3 . u Theorem 5.4 If φ > 2n and K > 2n, then the two-register adaptation of Dij(φ, K) given in Figure 4 is self-stabilizing to mutual exclusion.
Proof: Having shown that ARead(φ) has quasi-atomic behavior and the absence of deadlock (e.g., no p i continually encounters ⊥ values for ARead operations), the standard convergence arguments for Dij apply: K > 2n implies that eventually p 0 obtains a value x that exists nowhere else in the ring, and this is enough to enforce convergence to mutual exclusion. u
O(lg n)-Register Adaptation of Dij
When processor communication using registers and execution is asynchronous, the number of reads by p i from p i⊖1 's output registers per effective write is unbounded: p i could be unboundedly faster than p i⊖1 , hence many reads get no new information. Such scenarios are unavoidable, however the Dij protocol of Section 5 uses many reads per effective write even in the best case, because ARead(φ) scans input registers at least 2n times. The point of this section is to introduce another Dij adaptation scans input registers O(lg n) times in the best case. This can be achieved using ARead (2) and O(lg n) registers between each pair (p i , p i⊕1 ) of processors. The basis of the construction is an idea introduced in [14] , which uses a gray code [4] representation of the token. The improvement here is a protocol that is simpler to reason about than the algorithm of [14] , which instead introduces a parity bit manipulated in each write operation, and lacks the formal structure that Lemma 4.3 provides. For the local variables defined on line 3 of Figure 7 , and for the register pair R a/b [i], the most significant bit (MSB) has the least index. Thus R[k − 1] represents the least significant bit (LSB). Like standard binary encoding, in a sequence of increments of a gray code value, the LSB alternates more frequently than does the MSB: 2 k − 1 increments to a k-bit gray code changes the LSB 2 k−2 times (repeating the sequence of two 0's, followed by two 1's), whereas The inevitability of a flash event is shown by contradiction. Suppose p 0 never changes its most significant bit. After some writes of other bits, p 0 has no effective writes throughout some suffix of the execution, because line 15 does not execute infinitely often by assumption.
It follows that eventually there is a suffix where p 1 's output registers have the same values as p 0 's output registers, as p 1 will copy these values in some cycle of the protocol (line 12)
-there cannot be a ⊥-value read when there is no concurrent write by p 0 . By induction, p i for 0 < i < n eventually also has the same output registers as p 0 , and no processor will have any effective write for the remainder of the execution. However, such a condition contradicts the condition of line 14 for processor p 0 , implying that a flash event must occur.
A flash event has p 0 assigning one to the MSB, thus writing R a [0] ← 1 and
After the AWrite operation at p 0 associated with this flash event, the MSB of p 0 is the only MSB with 1. In fact, p 0 will not again perform an effective write until this 1 value propagates through the ring (for instance, p n−1 has 0 for the MSB, and does not engage in an effective write until it copies 1 from p n−2 After each token increment (line 15), p 0 writes the token value to output registers and waits until the same value is read from p n−1 . A property of the gray code is that the LSB changes in half of the token increments. Since 2 k ≥ K, the LSB changes at least K/2 > n times between consecutive AWrite(0) and AWrite(1) operations of the MSB. Put another way, p 0 expects to observe at least n changes of the LSB in this period. The question is, which of these changes are due to contaminated reads (e.g., an ARead at p 0 concurrent with multiple AWrite operations by p n−1 ), which are due to LSB values initially present in processors other than p 0 , and which are values propagated around the ring, from p 0 back to p 0 . By counting these types of changes, we shall bound the number of values not propagated around the ring, showing them to be at most n in total.
Suppose p 0 does not write any registers after the AWrite(0) of the MSB completes; we count the number of LSB changes that p 0 could observe during the subsequent execution.
The count is derived inductively, starting with the number of LSB values observed by p 1 .
The case for p 1 is simple because we suppose p 0 writes once. Processor p 1 may observe an initial value, and then another value that p 0 writes. We ignore the case of reading ⊥, because the protocol of Figure 7 . Since the LSB is written at most once by p 0 , each ARead(2) by p 1 is atomic, so no contaminated reading occurs. It follows that in any scenario, p i observes at most i values due to p i−1 's writes. The total number is i + 1 because p i can also observe the initial value of the MSB.
The conclusion from the induction is that p 0 "observes" at most n changes to the LSB read from p n−1 (these would not be actually observed because we suppose p 0 does not write writes the MSB once in the execution under examination, it follows that any such copying obtains the value 0 for the MSB. Therefore, after n changes to the LSB by p n−1 , the next change of the LSB is due to a value circulating the ring, from p 0 to p n−1 . Each ARead (2) operation influenced by p 0 values includes an atomic reading of the MSB copied from p 0 , hence the (n + 1) th change to the LSB is accompanied, if not preceded, by p n−1 writing 0 to its MSB output pair. This establishes a flash state. u Theorem 6.3 If K > 2n, then the O(lg K)-register adaptation of Dij(K) given in Figure 7 is self-stabilizing to mutual exclusion.
Proof: Every execution of the protocol has a suffix in which all states have coherent registers. Within such a suffix, Lemma 6.2 is applicable, guaranteeing that a flash state eventually occurs. Subsequently, Lemma 6.1 asserts that a home state will be reached, whereafter registers behave atomically, because at each state the choice of what register pair will next be effectively written is deterministic, and once the AWrites of lines 18-19 complete, the result will be atomically read before the next effective write is enabled. Thus, standard arguments for Dij apply to show safety. deadlock, so there is hope that counter-flushing [12] or similar techniques could simplify the adaptation to safe-register communication.
There have been relatively few investigations of wait-free self-stabilization or stabilization in the common shared memory model: papers appear sporadically over the years since Dij first appeared [8, 11, 15] . This intersection of topics appears to contain many unresolved questions.
